

The gem5 Standard Library

A presentation by Bobby R. Bruce





What is the standard library for?




When done without the library you must define *every part* of your simulation.

This allows for maximum flexibility but can mean creating 100s of lines of Python to create even a basic simulation.



What is the standard library for?




The stdlib is a library which allows for users to quickly create systems with pre-built components.


The stdlib's module architecture allows for components (e.g. a memory system or a cache hierarchy setup) to be quickly swapped in and out without radical redesign.



The stdlib modular metaphor



The modular architecture






Where to find stuff: The directory structure



Where to find stuff : Importing in a script



- > 📫 simulate
- 🔉 🙀 utils

1	from	gem5.components.boards.simple board import SimpleBoard
2		<pre>gem5.components.cachehierarchies.classic.no_cache import NoCache</pre>
3	from	<pre>gem5.components.memory.single channel import SingleChannelDDR3_1600</pre>
4	from	gem5.components.processors.simple_processor import SimpleProcessor
5	from	gem5.components.processors.cpu types import CPUTypes
6	from	gem5.resources.resource import Resource

from gem5.simulate.simulator import Simulator



7

Open "materials/using-gem5/02-stdlib/helloworld.py"

You should see the following:

1	<pre>from gem5.components.boards.simple board import SimpleBoard</pre>
2	<pre>from gem5.components.cachehierarchies.classic.no cache import NoCache</pre>
3	<pre>from gem5.components.memory.single channel import SingleChannelDDR3_1600</pre>
4	<pre>from gem5.components.processors.simple processor import SimpleProcessor</pre>
5	<pre>from gem5.components.processors.cpu types import CPUTypes</pre>
6	from gem5.resources.resource import Resource
7	from gem5.simulate.simulator import Simulator



- 9 # Obtain the components.
- 10 cache_hierarchy = NoCache()
- 11 memory = SingleChannelDDR3_1600("1GiB")
- 12 processor = SimpleProcessor(cpu_type=CPUTypes.ATOMIC, num_cores=1)



14	#Add them to the board.
15	board = SimpleBoard(
16	clk_freq="3GHz",
17	processor=processor,
18	memory=memory,
19	<pre>cache_hierarchy=cache_hierarchy,</pre>
20)



gem5 Resources

- gem5 resources is a repository providing sources for artifacts that are known to be compatible with gem5.
- These resources are not necessary for the compilation or running gem5 but may aid users in running simulations. E.g.: disk images, kernels, applications, cross-compilers, etc.
- Resources are held on gem5's Google Cloud Bucket, and sources for these resources are found at: <u>https://gem5.googlesource.com/public/gem5-resources/</u>
- The stdlib can be used to automatically obtain and use these resources.
- <u>https://resources.gem5.org/resources.json</u>



Looking up gem5 Resources

https://resources.gem5.org/resources.json

```
1 "resources": [
          "resources": [
 2
 3
           {
               "type": "resource",
 4
               "name" : "riscv-disk-img",
 5
               "documentation" : "A simple RISCV disk image based on busybox.",
 б
 7
               "architecture": "RISCV",
               "is zipped" : true,
 8
               "md5sum" : "d6126db9f6bed7774518ae25aa35f153",
 9
               "url": "{url_base}/images/riscv/busybox/riscv-disk.img.gz",
10
               "source" : "src/riscv-fs",
11
               "additional metadata" : {
12
                   "root partition": null
13
14
15
           },
```

This is all machine-reachable for now. We're working on a web-portal.



Obtaining Resources in the stdlib

Open "materials/using-gem5/02-stdlib/obtainingresources.py"

```
1 from gem5.resources.resource import Resource
2
3 resource = Resource("riscv-disk-img")
4
5 print(f"The resources is available at {resource.get_local_path()}")
```

Run this with `gem5-x86 materials/using-gem5/02-stdlib/obtainingresources.py`



Obtaining Resources in the stdlib

Resource 'riscv-disk-img' was not found locally. Downloading to '/home/bbruce/.cache/gem5/riscv-disk-img.gz'... Finished downloading resource 'riscv-disk-img'. Decompressing resource 'riscv-disk-img' ('/home/bbruce/.cache/gem5/riscv-disk-img.gz')... Finished decompressing resource 'riscv-disk-img'. The resources is available at /home/bbruce/.cache/gem5/riscv-disk-img bbruce@liberty:~/Desktop/gem5-tutorial/gem5\$./build/X86/gem5.opt ../materials/stdlib/obtaining-resources.py gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details.

gem5 version 21.2.0.0
gem5 compiled May 16 2022 12:37:27
gem5 started May 16 2022 12:46:24
gem5 executing on liberty.cs.ucdavis.edu, pid 305928
command line: ./build/X86/gem5.opt ../materials/stdlib/obtaining-resources.py

The resources is available at /home/bbruce/.cache/gem5/riscv-disk-img

The stdlib will use the cached resources if already downloaded.



Using a Custom Resource

You don't need to use the gem5 resources

You can specify a local resources (e.g., your own disk image)

- 1 from gem5.resources.resource import CustomResource
- 2
- 3 CustomResource("tests/test-progs/hello/bin/x86/linux/hello")



Back to "materials/using-gem5/02-stdlib/hello-world.py", add the following:

22 # Set the workload. 23 binary = Resource("x86-hello64-static") 24 board.set_se_binary_workload(binary)

An `se_binary_workload` is running a board in Syscall Emulation mode, with a single binary



Append the following:

26 # Setup the Simulator and run the simulation. 27 simulator = Simulator(board=board) 28 simulator.run()



1	<pre>from gem5.components.boards.simple board import SimpleBoard</pre>
2	<pre>from gem5.components.cachehierarchies.classic.no cache import NoCache</pre>
3	<pre>from gem5.components.memory.single channel import SingleChannelDDR3 1600</pre>
4	<pre>from gem5.components.processors.simple processor import SimpleProcessor</pre>
5	<pre>from gem5.components.processors.cpu types import CPUTypes</pre>
6	from gem5.resources.resource import Resource
7	from gem5.simulate.simulator import Simulator
8	
9	# Obtain the components.
10	cache_hierarchy = NoCache()
11	<pre>memory = SingleChannelDDR3_1600("1GiB")</pre>
12	<pre>processor = SimpleProcessor(cpu_type=CPUTypes.ATOMIC, num_cores=1)</pre>
13	
14	#Add them to the board.
15	board = SimpleBoard(
16	clk_freq ="3GHz" ,
17	processor=processor,
18	memory=memory,
19	<pre>cache_hierarchy=cache_hierarchy,</pre>
20	
21	
22	# Set the workload.
23	<pre>binary = Resource("x86-hello64-static")</pre>
24	board.set_se_binary_workload(binary)
25	
26	# Setup the Simulator and run the simulation.
27	simulator = Simulator(board=board)
28	simulator.run()



Save the file.

Run this example using: `gem5-x86 materials/using-gem5/02-stdlib/helloworld.py`

Resource 'x86-hello64-static' was not found locally. Downloading to '/home/bbruce/.cache/gem5/x86-hello64-static'...

Finished downloading resource 'x86-hello64-static'.

warn: The simulate package is still in a beta state. The gem5 project does not guarantee the APIs within this package will remain consistent across upcoming releases.

Global frequency set at 1000000000000 ticks per second

build/X86/mem/mem_interface.cc:791: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (1024 Mbytes)
0: board.remote_gdb: listening for remote gdb on port 7001

build/X86/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...

build/X86/sim/syscall_emul.hh:1014: warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings.

Returning '/scr/bbruce/.cache/gem5/x86-hello64-static'

build/X86/sim/mem_state.cc:443: info: Increasing stack size by one page.

Hello world!



More detailed output

Look into the more the "gem5/m5out" directory

\sim m5out

- \equiv config.dot
- ⊁ config.dot.pdf
- 🕤 config.dot.svg
- \equiv config.ini
- {} config.json
- \equiv stats.txt

- The "config" files detail your system configuration (various formats, "config.ini" most human-readable.
- The stats.txt shows the various simulation statistics.
- In Full-System simulations the terminal output can be found in this directory.



More detailed output

Look into the more the "gem5/m5out/stats.txt" file

Begin	Simulation	Statistics	
simSeconds			0.000005
simTicks			4979349
finalTick			4979349
simFreq			1000000000000
hostSeconds			0.08
hostTickRate			64410071
hostMemory			1169600
simInsts			6546
simOps			12944
hostInstRate			84513
host0pRate			167067



Extending our design

Remember: gem5 is modular!

In general, you can replace components with components of the same type.

Let's add a real cache implementation to our design!



Extending our design

#from gem5.components.cachehierarchies.classic.no_cache import NoCache
from gem5.components.cachehierarchies.classic.private l1 cache hierarchy import PrivateL1CacheHierarchy

```
10 # Obtain the components.
11 #cache_hierarchy = NoCache()
12 cache_hierarchy = PrivateL1CacheHierarchy(lld_size="32kB", lli_size="32kB")
13 memory = SingleChannelDDR3_1600("1GiB")
14 processor = SimpleProcessor(cpu_type=CPUTypes.ATOMIC, num_cores=1)
```

Save the file again and run `gem5-x86 materials/using-gem5/02stdlib/hello-world.py`



More complex designs: An X86 full system simulation in the stdlib

Move to "materials/02-stdlib/x86-full-system.py. You should see the following provided for you:

- 1 from gem5.utils.requires import requires
- 2 from gem5.components.boards.x86 board import X86Board
- 3 from gem5.components.memory.single channel import SingleChannelDDR3_1600
- 4 from gem5.components.cachehierarchies.ruby.mesi two level cache hierarchy import MESITwoLevelCacheHierarchy
- 5 from gem5.components.processors.simple switchable processor import SimpleSwitchableProcessor
- 6 from gem5.coherence protocol import CoherenceProtocol
- 7 from gem5.isas import ISA
- 8 from gem5.components.processors.cpu types import CPUTypes
- 9 from gem5.resources.resource import Resource
- 10 from gem5.simulate.simulator import Simulator
- 11 from gem5.simulate.exit event import ExitEvent




Adding the 'requires' function

15	requires(
16	<pre>isa_required=ISA.X86,</pre>
17	<pre>coherence_protocol_required=CoherenceProtocol.MESI_TWO_LEVEL,</pre>
18)

This adds a check for the gem5 binary parsing the script. In this case:

- 1. The binary supports the X86 ISA.
- 2. The binary supports the MESI Two Level coherence protocol.





35 memory = SingleChannelDDR3_1600("2GiB")



43	<pre>processor = SimpleSwitchableProcessor(</pre>
44	<pre>starting_core_type=CPUTypes.TIMING,</pre>
45	<pre>switch_core_type=CPUTypes.03,</pre>
46	num_cores=2,
47)

The SimpleSwitchingProcessor allows for different types of cores to be swapped during a simulation with `processor.switch()`.

This can be useful when wanting to switch to and from a detailed form of simulation.



50	board = X86Board(
51	clk_freq="3GHz",
52	processor=processor,
53	memory=memory,
54	<pre>cache_hierarchy=cache_hierarchy,</pre>
55)

As usual, we add the components to the board, in this case an `X86Board`.



```
19
     command = "m5 exit;" \
             + "echo 'This is running on Timing CPU cores.';" \
20
             + "sleep 1;" \
21
             + "m5 exit;"
22
23
     board.set kernel disk workload(
24
         kernel=Resource("x86-linux-kernel-5.4.49",),
25
         disk image=Resource("x86-ubuntu-18.04-img"),
26
         readfile contents=command,
27
28
```

The 'set_kernel_disk_workload` is used to run a full system workload.

You must specify the `kernel` resource to use and the `disk image` resource.

In this case we can set the value of



1	#!/bin/bash
2	
3	# Copyright (c) 2021 The University of Texas at Austin.
4	<pre># SPDX-License-Identifier: BSD 3-Clause</pre>
5	
6	echo "Starting gem5 init reading run script file."
7	<pre>if ! m5 readfile > /tmp/script; then</pre>
8	echo "Failed to run m5 readfile, exiting!"
9	rm -f /tmp/script
10	if ! m5 exit; then
11	# Useful for booting the disk image in (e.g.,) qemu for debugging
12	echo "m5 exit failed, dropping to shell."
13	/bin/sh
14	fi
15	else
16	echo "Running m5 script from /tmp/script"
17	chmod 755 /tmp/script
18	/tmp/script
19	echo "Done running script, exiting."
20	rm -f /tmp/script
21	m5 exit
22	fi

Here is what's being run when the disk image is booted.

If `m5 readfile` returns a script, it's executed. Otherwise `m5 exit` is called.



The Simulator Module

Note: This is module is still considered to be in Beta. The API may change in future versions of gem5

19	command =	"m5 exit;" ∖
20	+	"echo 'This is running on Timing CPU cores.';" 🔪
21 22	+	"sleep 1;" \
22	+	"m5 exit;"

During a simulation you can have "Exit Events".

In this example there are two. These return the simulation to the Python Script.



The Simulator Module


```
31 simulator = Simulator(board=board)
32
33 simulator.run() # Runs up to the first `m5 exit`` event`
34
35 # Here we can do things between the exit event
36
37 processor.switch()
38
39 simulator.run() # Run up to the final `m5 exit` event
```

Here we can run up to an exit event, do things, and then continue the run.

In this case we want to switch the CPU cores.



The Simulator Module: We can do better



Here we can specify exactly what to do on each exit event type via Python generators.

The Simulator had default behavior for these events, but they can be overridden.




- ExitEvent.EXIT
- ExitEvent.CHECKPOINT
- ExitEvent.FAIL
- ExitEvent.SWITCHCPU
- ExitEvent.WORKBEGIN
- ExitEvent.WORKEND
- ExitEvent.USER_INTERRUPT
- ExitEvent.MAX_TICK

Your done! You can now run your full-system simulation

Warning: This will take a long time to complete execution.

`gem5-x86 materials/using-gem5/02-stdlib/x86-fullsystem.py`







Open "materials/using-gem5/02-stdlib/unique_cache_hierarchy.py"

```
from gem5.components.cachehierarchies.classic.abstract_classic_cache_hierarchy \
 1
         import AbstractClassicCacheHierarchy
 2
     from gem5.components.boards.abstract_board import AbstractBoard
 3
 4
     from m5.objects import Port
 5
 6
     class UniqueCacheHierarchy(AbstractClassicCacheHierarchy):
 7
 8
 9
10
         def __init__(self) -> None:
             AbstractClassicCacheHierarchy.__init__(self=self)
11
12
         def get_mem_side_port(self) -> Port:
13
14
             pass
15
         def get_cpu_side_port(self) -> Port:
16
17
             pass
18
         def incorporate_cache(self, board: AbstractBoard) -> None:
19
20
             pass
```



Complete the constructor and declare the mem-side and cpu-side ports

<pre>definit(self) -> None:</pre>
AbstractClassicCacheHierarchyinit(self= <mark>self</mark>)
<pre>self.membus = SystemXBar(width=64)</pre>
<pre>self.membus.badaddr_responder = BadAddr()</pre>
<pre>self.membus.default = self.membus.badaddr_responder.pio</pre>
<pre>def get_mem_side_port(self) -> Port:</pre>
<pre>return self.membus.mem_side_ports</pre>
<pre>def get_cpu_side_port(self) -> Port:</pre>
<pre>return self.membus.cpu_side_ports</pre>



Let's add a function to create an IO cache

```
25
         def _setup_io_cache(self, board: AbstractBoard) -> None:
              """Create a cache for coherent I/O connections"""
26
27
              self.iocache = Cache(
28
                  assoc=8,
                 tag_latency=50,
29
                  data_latency=50,
30
                  response_latency=50,
31
32
                  mshrs=20,
33
                  size="1kB",
34
                  tgts_per_mshr=12,
35
                  addr_ranges=board.mem_ranges,
36
37
              self.iocache.mem_side = self.membus.cpu_side_ports
38
              self.iocache.cpu_side = board.get_mem_side_coherent_io_port()
```



Finally, let's implement "incorporate_cache"

22	<pre>def incorporate_cache(self, board: AbstractBoard) -> None:</pre>
24	# Set up the system port for functional access from the simulator.
25	<pre>board.connect_system_port(self.membus.cpu_side_ports)</pre>
26	
27	<pre>for cntr in board.get_memory().get_memory_controllers():</pre>
28	<pre>cntr.port = self.membus.mem_side_ports</pre>
29	
30	<pre>self.l1icaches = [</pre>
31	L1ICache(size="32KiB")
32	<pre>for i in range(board.get_processor().get_num_cores())</pre>
33]
34	
35	<pre>self.l1dcaches = [</pre>
36	L1DCache(size="32KiB")
37	<pre>for i in range(board.get_processor().get_num_cores())</pre>
38	
39	# ITLB Page walk caches
40	<pre>self.iptw_caches = [</pre>
41	<pre>MMUCache(size="8KiB") for _ in range(board.get_processor().get_num_cores())</pre>
42	1
43	# DTLB Page walk caches
44	<pre>self.dptw_caches = [</pre>
45	<pre>MMUCache(size="8KiB") for _ in range(board.get_processor().get_num_cores())</pre>
46	



48	<pre>if board.has_coherent_io():</pre>
49	<pre>selfsetup_io_cache(board)</pre>
50	
51	<pre>for i, cpu in enumerate(board.get_processor().get_cores()):</pre>
52	
53	<pre>cpu.connect_icache(self.l1icaches[i].cpu_side)</pre>
54	<pre>cpu.connect_dcache(self.l1dcaches[i].cpu_side)</pre>
55	
56	<pre>self.llicaches[i].mem_side = self.membus.cpu_side_ports</pre>
57	<pre>self.lldcaches[i].mem_side = self.membus.cpu_side_ports</pre>
58	
59	<pre>self.iptw_caches[i].mem_side = self.membus.cpu_side_ports</pre>
60	<pre>self.dptw_caches[i].mem_side = self.membus.cpu_side_ports</pre>
61	
62	cpu.connect_walker_ports(
63	<pre>self.iptw_caches[i].cpu_side, self.dptw_caches[i].cpu_side</pre>
64	
65	
66	<pre>int_req_port = self.membus.mem_side_ports</pre>
67	<pre>int_resp_port = self.membus.cpu_side_ports</pre>
68	<pre>cpu.connect_interrupt(int_req_port, int_resp_port)</pre>
60	



To use this code, a user can import it as they would any other Python module.

As long as this code is in gem5's python search path, you can import it.

You can also add: `import sys; sys.path.append(<path to new component>)` at the beginning of your gem5 runscript to add the path of this new component to the python search path.

Try using this cache with your "hello-world.py" script

