The gem5 Tutorial @ISCA 2024



Plan for the day

- Intro
 - ▹ Break
- Using gem5, standard library, and gem5-resources
- [Alen Sabu] Elfies and gem5
 - ▶ Lunch
- Extending gem5
 - ▶ Break
- [Matt S., Matt P., & Vishnu] Running ML workloads and gem5's GPU model



Introduction

In this section we'll talk about gem5's history, the purpose and uses of computer architecture simulation, some nomeclature, and gem5's software architecture





- What is gem5 and a bit of history
- My perspective on architecture simulation
- gem5's (software) architecture
- Getting started using gem5







"A tool for simulating systems"



Two Views of M5

A framework for event-driven simulation

 Events, objects, statistics, configuration

 A collection of predefined object models

 CPUs, caches, busses, devices, etc.

This tutorial focuses on #2
 You may find #1 useful even if #2 is not







"A tool for simulating systems"



Created at Wisconsin by students of Mark Hill and David Wood.

Detailed memory system

GEMS From 50,000 Feet







"A tool for simulating systems"



Created at Wisconsin by students of Mark Hill and David Wood.

Detailed memory system

What is gem5?

Michigan m5 + Wisconsin GEMS = gem5

"The gem5 simulator is a modular platform for computer-system architecture research, encompassing system-level architecture as well as processor microarchitecture."

Lowe-Power et al. **The gem5 Simulator: Version 20.0+**. ArXiv Preprint ArXiv:2007.03152, 2021. https://doi.org/10.48550/arXiv.2007.03152

Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. **The gem5 simulator**. *SIGARCH Comput. Archit. News* 39, 2 (August 2011), 1-7. DOI=http://dx.doi.org/10.1145/2024716.2024718



gem5-20+: A new era in CA simulation



Cem5 Version 20.0

Abdul Mutaal Ahmad Adrian Herrera Adrien Pesle Adrià Armejach Akash Bagdia Alec Roelke Alexandru Dutu Ali Jafri Ali Saidi Amin Farmahini Anders Handler Andrea Mondelli B Andrea Pellegrini Brandon Potter And reas Hansson Brian Grayson Andreas

Cagdas Dirik Sandberg Chander And rew Bardsley Sudanthi Andrew Lukefahr Chen Zou And rew Schultz Chris Adenivi-Andriani Jones Mappoura Chris Emmons Ani Udipi Anis Pevsieux Anouk Van Laer Christopher Arthur Perais Torng Ashkan Tousi Chuan 7hu Chun-Chen Hsu Austin Harris Avishai Tvila Ciro Santilli Clint Smullen Ayaz Akram

Curtis Dunham Hanindhito Dam Sunwoo Dan Gibson Benjamin Nash Daniel Carvalho Gedare Bloom Bertrand Marquis Daniel Johnson Gene WU Binh Pham Daniel Sanchez Bioern A. Zeeb David Guillen-

Bagus

Dai

llev

Blake Hechtman Fandos Bobby R. Bruce David Hashe ingarov David Oehmke Gabrielli

Diordie Hamid Reza Kovacevic Khaleghzadeh Dongxue Zhang Hanhwi Jang Doğukan Hoa Nguyen Korkmaztürk Hongil Yoon Dylan Johnson Hsuan Hsu Earl Ou Hussein Edmund Grimley Elnawawy **Evans** lan Jiang Christian Menard Emilio Castillo lanJianglCT Christoph Pfister Erfan Azarkhish Ilias Vougioukas Eric Van Isaac Richter Hensbergen Isaac Sánchez Frik Hallnor Barrera Frik Tomusk Ivan Pizarro

Faissal Sleiman

Fernando Endo Jairo Balart

Gabe Black Jakub Jermar Gabe Loh James Clarkson Gabor Dozsa Jan-Peter Larsson Jason Lowe-Gene Wu Power Geoffrey Blake Javier Bueno

Georg Kotheimer Hedo Giacomo

Javier Setoain

Jieming Yin Jing Qu Jiuyue Ma Joe Gross Joel Hestness John Alsop Iohn Kalamatianos Jordi Vaquero Jose Marinho Jui-min Lee Ke Meng

Khalique

Jack Whitham

Kanishk Sugand Matthew Karthik Sangaiah Poremba Matthias Hille Kevin Brodsky —Matthias Jung Kevin Lim Maurice Becker

Koan-Sin Tan Korey Sewell Krishnendra Nathella Lena Olson Lisa Hsu Lluc Alvarez Lluís Vilanova

Javier Cano-Cano Mahyar Samani Malek Musleh



Maxime

Breughe Michael Adler Michael LeBeane Omar Naji Michael Levenhagen Michiel Van Tol guel Serrano Paul Rosenfeld

Martinasso

Maximilien

Mingyuan Mitch Havenga Alian Monir Mozumder Moyang Wang Mrin moy Ghosh Nathan Binkert Nathanael

Premillieu Nayan Deshmukh Neha Agarwal Nicholas Lindsav

Nicolas

Derumigny

Pritha Ghoshal Radhika Jagtap Rahul Thakur **Reiley Jeapaul** Rekai Gonzalez- Siddhesh Alberquilla Rene de Jong **Ricardo Alves** Richard D. StrongSooraj Puthoor

Nuwan Jayasena Robert Scheffel Ola Jeppsson Pablo Prieto Palle Lyckegaard Ayrapetyan Rune Holm Pau Cabre uja an G Polina Dudnik Sandipan Das Polydoros Santi Galan Petrakis Sascha Bischoff

Pouya Fotouhi

Ramrakhyani

Prakash

Nicolas Zea

Maximilian Stein Nikos Nikoleris Rizwana Begum Bharadwaj Nils Asmussen Robert Kovacsics Stan Czerniawski Vilas Sridharan Rohit Kurup Ron Dreslinski Ruben

Sean Wilson

Wischmann

Shawn Rosti

Povarekar

Somayeh

Sardashti

Sherif Flhabbal

Severin

Riken Gohil

Stanislaw Czerniawski Stephan Diestelhorst Stephen Hines Steve Raasch

Swapnil Haria

Taeho Kgil

Tao Zhang

Tiago Mück

Timothy M.

Tom Jablin

Tommaso

Marinelli

Tuan Ta

lones

Timothy Hayes

Sean McGoogan Thomas Grass

Sergei Trofimov Tim Harris

Srikant

Vincentius Robby Wade Walker Weiping Liao Wendy Elsasser ardt William Wang ¥illy Wolff

Uri Wiener

Victor Garcia

Vince Weaver

gyu Dong ei Zhang Ma ing ckert

> Nang odama

leng

Tony Gutierrez seanzw Trivikram Reddy Éder F. Zulian

Richard Strong Rico Amslinger

Sophiane Senni Tushar Krishna Soumvaroop Roy Umesh Bhaskar



Agile Hardware Dev. Methodology





- Anyone (including non-architect) can download and use gem5
- Used for cross-stack research:

Change kernel, change runtime, change hardware, all in concert Run full ML stacks, full AR/VR stacks... other emerging apps

We're close... just a lot of rough edges! You can help!



The gem5 community

- 100s of contributors & 1000s(?) of users
- Aim to meet the needs of Academic research (most of you all!) Industry research and development Classroom use
- Code of conduct (see repo)
- I want to see the community grow!



My views on simulation







Why simulation

- Need a tool to evaluate systems that don't exist (yet) Performance, power, energy, etc.
- Very costly to actually make the hardware
- Computer systems are complex with many interdependent parts Not easy to be accurate without the full system
- Simulation can be parameterized Design-space exploration Sensitivity analysis



Alternatives to cycle-level simulation

Analytic models

Amdahl's Law:

$$S_{ ext{latency}}(s) = rac{1}{(1-p)+rac{p}{s}}$$

Queueing models: $^{\lambda}$



Kinds of simulation

- Functional simulation
- Instrumentation-based
- Trace-based
- Execution-driven
- Full system



Kinds of simulation

Functional simulation

Executes programs correctly. Usually no timing information Used to validate correctness of compilers, etc. RISC-V Spike, QEMU, gem5 "atomic" mode

Instrumentation

Often binary translation. Runs on actual hardware with callbacks Like trace-based. Not flexible to new ISA. Some things opaque PIN, NVBit



Kinds of simulation

Trace-based simulation

Generate addresses/events and re-execute Can be fast (no need to do functional simulation). Reuse traces If execution depends on timing, this will not work! "Specialized" simulators for single aspect (e.g., just cache hit/miss)

Execution-driven

Functional and timing simulation is combined gem5 and many others gem5 is "execute in execute" or "timing directed"



Full system simulation

- Components modeled with enough fidelity to run mostly unmodified apps
- Often "Bare metal" simulation
- All of the program is functionally emulated by the simulator
- Often means running the OS in the simulator, not faking it
- "Full system" simulators are often combine functional and execution-based



Nomenclature

Host: the actual hardware you're using Running things directly on the hardware: Native execution

Guest: Code running on top of "fake" hardware

OS in virtual machine is guest OS Running "on top of" hypervisor Hypervisor is emulating hardware

⊈5 gem5

Your system



Virtual machines



Nomenclature

Host: the actual hardware you're using
Simulator: Runs on the host Exposes hardware to the guest
Guest: Code running on simulated hardware OS running on gem5 is guest OS gem5 is simulating hardware
Simulator's code: Runs natively executes/emulates the guest code
Guest's code: (or benchmark, workload, etc.) Runs on gem5, not on the host.

Your system App App **Operating Sys.** Host Hardware Workload Simulation Guest App App **Operating Sys.** Host gem5/Simulator Hardware

Nomenclature

Host: the actual hardware you're using
Simulator: Runs on the host Exposes hardware to the guest
Simulator's performance: Time to run the simulation on host Wallclock time as you perceive it
Simulated performance: Time predicted by the simulator Time for guest code to run on simulator

em5





Development time: time to make the simulator/models Evaluation time: wallclock time to run the simulator Accuracy: How close is the simulator to *real* hardware Coverage: How broadly can the simulator be used?

	Development time	Evaluation time	Accuracy	Coverage
functional simulation	excellent	good	poor	poor
instrumentation	excellent	very good	poor	poor
specialized cache and predictor simulation	good	good	good	limited
full trace-driven simulation	poor	poor	very good	excellent
full execution-driven simulation	very poor	very poor	excellent	excellent

https://www.morganclaypool.com/doi/abs/10.2200/S00273ED1V01Y201006CAC010



What "level" should we simulate?

- Ask yourself: What fidelity is required for this question? Example: New register file design
- Often, the answer is a mix.
- gem5 is well suited for this mix Models with different fidelity Drop-in replacements for each other
- "Cycle level" vs "cycle accurate"





RTL simulation

- RTL: Register transfer level/logic The "model" is the hardware design You specify every wire and every register Close to the actual ASIC
- This is "cycle accurate" as it should be the same in the model and in an ASIC
- Very high fidelity, but at the cost of configurability Need the entire design More difficult to combine functional and timing



Cycle-level simulation

- Models the system cycle-by-cycle
- Often "event-driven" (we'll see this soon)
- Can be quite accurate Not the exact same cycle-by-cycle as the ASIC, but similar timing
- Easily parameterizeable No need for a full hardware design
- Faster than cycle-accurate Can "cheat" and functionally emulate some things



gem5's architecture



Models -> gent has 100s of models (ache L' parameters: Size (ore Ly parameters width lsq Stages DRAM to bacompany ERAS ELAS

gem5 architecture: SimObject

- Model
 C++ code in src/
- Parameters

Python code in src/ In SimObject declaration file

Instance or configuration

A particular choice for the parameters In standard library, your extensions, or python runscript



Model vs parameters

- Generic model and timing in C++
- Expose parameters to Python
- Set parameters and connections in Python





You can *extend* a model, to model new things You would want to *inherit* from the object in C++

class O3CPU : public BaseCPU
{

You can *specialize* a model with specific parameters You would want to *inherit* from the object in python

> class i7CPU(03CPU): issue_width = 10



gem5 architecture: Simulating

gem5 is a discrete event simulator

Event Queue





- 1) Event at head dequeued
- 2) Event executed
- 3) More events queued



gem5 architecture: Simulating

gem5 is a **discrete event simulator**



1) Event at head dequeued

2) Event executed

3) More events queued

All SimObjects can enqueue events to the event queue

Discrete event simulation example





Discrete event simulation

- "Time" needs a unit In gem5, we use a unit called "Tick"
- Need to convert a simulation "tick" to user-understandable time E.g., seconds
- This is the global simulation tick rate Usually this is 1 ps per tick or 10¹² ticks per second



gem5's Main abstractions

- ISA vs CPU model & Memory request abstractions
- Ports allow you to send requests and receive responses
 - Ports are unidirectional (two types, request/response)
 - Anything* with a *Request* port can be connected to any *Response* port



gem5's Main abstractions

- ISA vs CPU model & Memory requests abstractions
- CPU model abstracted from ISA
 - Any* CPU model can be used with any* ISA
 - ▶ **ISA** provides *StaticInst* with *execute(), initiateAccess(), etc*.
 - If you implement the interface, you can add new CPU model or new ISA

