Bases: PrivateL1SharedL2CacheHierarchy
PrivateL1SharedL2CacheHierarchy
Shared L2 hierarchy variant that places MMU caches on walker ports.
Incorporates the caches into a board.
Each specific hierarchy needs to implement this function and will be unique for each setup.
board – The board in which the cache heirarchy is to be incorporated.
Contents: